write of the memory location The immediate field is sign-extended in RISC-V



2 1 ARITHMETIC CORE INSTRUCTION SET **RV64M Multiply Extension** Reference Data FMT NAME DESCRIPTION (in Verilog) NOTE MNEMONIC RV64I BASE INTEGER INSTRUCTIONS, in alphabetical order R MULtiply (Word) R[rd] = (R[rs1] * R[rs2])(63:0)mul, mulw 1) DESCRIPTION (in Verilog) NOTE MNEMONIC FMT NAME MULtiply High R[rd] = (R[rs1] * R[rs2])(127:64)mulh R add, addw ADD (Word) R R[rd] = R[rs1] + R[rs2]R MULtiply High Unsigned R[rd] = (R[rs1] * R[rs2])(127:64)mulhu 2) addi, addiw ADD Immediate (Word) R[rd] = R[rs1] + imm1) MULtiply upper Half Sign/Uns R[rd] = (R[rs1] * R[rs2])(127:64)mulhsu R 6) AND and R[rd] = R[rs1] & R[rs2]R div.divw R DIVide (Word) R[rd] = (R[rs1] / R[rs2])1) andi AND Immediate Ι R[rd] = R[rs1] & immDIVide Unsigned divu R R[rd] = (R[rs1] / R[rs2])2) Add Upper Immediate to PC $R[rd] = PC + \{imm, 12'b0\}$ auipc H R REMainder (Word) rem, remw R[rd] = (R[rs1] % R[rs2])1) if(R[rs1]==R[rs2)beq SBBranch EQual REMainder Unsigned R[rd] = (R[rs1] % R[rs2])remu, remuw R 1,2) PC=PC+{imm,1b'0} (Word) SB Branch Greater than or Equal if(R[rs1]>=R[rs2) RV64F and RV64D Floating-Point Extensions PC=PC+{imm,1b'0} F[rd] = M[R[rs1] + imm]Load (Word) 1) if(R[rs1]>=R[rs2) PC=PC+{imm,1b'0} SB Branch > Unsigned bgeu 2) Store (Word) fsd, fsw M[R[rs1]+imm] = F[rd]1) ADD fadd.s,fadd.d R F[rd] = F[rs1] + F[rs2]7) SB Branch Less Than if(R[rs1]<R[rs2) PC=PC+{imm,1b'0} SUBtract fsub.s,fsub.d R F[rd] = F[rs1] - F[rs2]7) if(R[rs1]<R[rs2) PC=PC+{imm,1b'0} bltu SB Branch Less Than Unsigned 2) fmul.s,fmul.d R MULtiply F[rd] = F[rs1] * F[rs2]7) SB Branch Not Equal if(R[rs1]!=R[rs2) PC=PC+{imm,1b'0} fdiv.s,fdiv.d DIVide F[rd] = F[rs1] / F[rs2]R 7) Cont./Stat.RegRead&Clear $R[rd] = CSR;CSR = CSR & \sim R[rs1]$ fsqrt.s,fsqrt.d SQuare RooT F[rd] = sqrt(F[rs1])R 7) Cont./Stat.RegRead&Clear $R[rd] = CSR; CSR = CSR \& \sim imm$ fmadd.s,fmadd.d Multiply-ADD F[rd] = F[rs1] * F[rs2] + F[rs3]R 7) Multiply-SUBtract fmsub.s,fmsub.d R F[rd] = F[rs1] * F[rs2] - F[rs3]7) csrrs Cont./Stat.RegRead&Set R[rd] = CSR; CSR = CSR | R[rs1]Negative Multiply-ADD fnmadd.s,fnmadd.d R F[rd] = -(F[rs1] * F[rs2] + F[rs3])7) csrrsi Cont./Stat.RegRead&Set $R[rd] = CSR; CSR = CSR \mid imm$ Negative Multiply-SUBtr R F[rd] = -(F[rs1] * F[rs2] - F[rs3])7) Imm fsgnj.s,fsgnj.d R SiGN source F[rd] = { F[rs2]<63>,F[rs1]<62:0>} 7) R[rd] = CSR; CSR = R[rs1]Cont./Stat.RegRead&Write csrrw Negative SiGN source fsgnjn.s,fsgnjn.d F[rd] = { (~F[rs2]<63>), F[rs1]<62:0>} 7) Cont./Stat.Reg Read&Write R[rd] = CSR; CSR = immcsrrwi fsgnjx.s,fsgnjx.d R Xor SiGN source F[rd] = {F[rs2]<63>^F[rs1]<63>, F[rs1]<62:0>} 7) ebreak Environment BREAK Transfer control to debugger fmin.s,fmin.d R MINimum F[rd] = (F[rs1] < F[rs2]) ? F[rs1] : F[rs2]7) ecall Environment CALL Transfer control to operating system fmax.s,fmax.d MAXimum F[rd] = (F[rs1] > F[rs2]) ? F[rs1] : F[rs2]R 7) Synch thread fence Synchronizes threads fea.s,fea.d R Compare Float EQual R[rd] = (F[rs1] == F[rs2]) ? 1 : 07) Synch Instr & Data Synchronizes writes to instruction fence.i flt.s,flt.d Compare Float Less Than R[rd] = (F[rs1] < F[rs2]) ? 1 : 0R 7) stream fle.s,fle.d Compare Float Less than or $R[rd] = (F[rs1] \le F[rs2]) ? 1 : 0$ R 7) jal $R[rd] = PC+4; PC = PC + \{imm, 1b'0\}$ UJ Jump & Link fclass.s,fclass.d Classify Type R[rd] = class(F[rs1])R 7,8) jalr Jump & Link Register R[rd] = PC+4; PC = R[rs1]+imm3) fmv.s.x, fmv.d.x Move from Integer F[rd] = R[rs1]R 7) lb Load Byte R[rd] 4) fmv.x.s, fmv.x.d Move to Integer R[rd] = F[rs1]R 7) {56'bM[](7),M[R[rs1]+imm](7:0)} fcvt.s.d Convert to SP from DP F[rd] = single(F[rs1])R lbu Load Byte Unsigned $R[rd] = \{56'b0, M[R[rs1] + imm](7:0)\}$ Convert to DP from SP F[rd] = double(F[rs1])R Load Doubleword R[rd] = M[R[rs1] + imm](63:0)ld fcvt.s.w,fcvt.d.w Convert from 32b Integer F[rd] = float(R[rs1](31:0))R 7) Load Halfword lh {48'bM[](15),M[R[rs1]+imm](15:0)} fcvt.s.l.fcvt.d.l R Convert from 64b Integer F[rd] = float(R[rs1](63:0))7) Convert from 32b Int Unsigned Load Halfword Unsigned $R[rd] = \{48'b0,M[R[rs1]+imm](15:0)\}$ fcvt.s.wu, fcvt.d.wu F[rd] = float(R[rs1](31:0))2,7) lhu R lui IJ Load Upper Immediate $R[rd] = {32b'imm < 31 >, imm, 12'b0}$ Convert from 64b Int fcvt.s.lu,fcvt.d.lu R F[rd] = float(R[rs1](63:0))2,7) lw I Load Word R[rd] Unsigned {32'bM[](31),M[R[rs1]+imm](31:0)} fcvt.w.s,fcvt.w.d Convert to 32b Integer R[rd](31:0) = integer(F[rs1])7) Load Word Unsigned $R[rd] = \{32'b0,M[R[rs1]+imm](31:0)\}$ Convert to 64b Integer fcvt.l.s,fcvt.l.d R R[rd](63:0) = integer(F[rs1])7) R[rd] = R[rs1] | R[rs2]or R OR Convert to 32b Int Unsigned R[rd](31:0) = integer(F[rs1]) fcvt.wu.s,fcvt.wu.d R 2,7) OR Immediate $R[rd] = R[rs1] \mid imm$ fcvt.lu.s,fcvt.lu.d Convert to 64b Int Unsigned R[rd](63:0) = integer(F[rs1]) R 2,7)sb Store Byte M[R[rs1]+imm](7:0) = R[rs2](7:0)RV64A Atomtic Extension $$\begin{split} R[rd] &= M[R[rs1]], \\ M[R[rs1]] &= M[R[rs1]] + R[rs2] \\ R[rd] &= M[R[rs1]], \\ M[R[rs1]] &= M[R[rs1]] \& R[rs2] \\ R[rd] &= M[R[rs1]], \end{split}$$ Store Doubleword M[R[rs1]+imm](63:0) = R[rs2](63:0)amoadd.w,amoadd.d ADD 9) M[R[rs1]+imm](15:0) = R[rs2](15:0)sh Store Halfword amoand.w,amoand.d R AND 9) sll,sllw Shift Left (Word) R[rd] = R[rs1] << R[rs2]1) slli, slliw Shift Left Immediate (Word) $R[rd] = R[rs1] \ll imm$ MAXimum amomax.w,amomax.d R 1) 9) | In[Refs1]], M[R[rs1]] = R[rs2] | R[rd] = M[R[rs1]], M[R[rs1]] = R[rs2] | R[rd] = M[R[rs1]], M[R[rs1]] = R[rs2] | R[rd] = M[R[rs1]], M[R[rs1]] = R[rs2] Set Less Than R[rd] = (R[rs1] < R[rs2]) ? 1 : 0MAXimum Unsigned maxu.w,amomaxu.d R 2,9) Set Less Than Immediate R[rd] = (R[rs1] < imm) ? 1 : 0Set < Immediate Unsigned sltiu R[rd] = (R[rs1] < imm) ? 1 : 02) amomin.w,amomin.d R MINimum 9) sltu Set Less Than Unsigned R[rd] = (R[rs1] < R[rs2]) ? 1 : 02) amominu.w,amominu.d MINimum Unsigned 2,9) sra, sraw Shift Right Arithmetic (Word) R[rd] = R[rs1] >> R[rs2] 1,5) srai,sraiw Shift Right Arith Imm (Word) R[rd] = R[rs1] >> imm 1,5) amoor.w.amoor.d R OR 9) srl,srlw Shift Right (Word) R[rd] = R[rs1] >> R[rs2]1) amoswap.w,amoswap.d 9) srli, srliw Shift Right Immediate (Word) $R[rd] = R[rs1] \gg imm$ 1) amoxor.w,amoxor.d R[rd] = M[R[rs1]], $M[R[rs1]] = M[R[rs1]] ^ R[rs2]$ XOR sub, subw SUBtract (Word) R[rd] = R[rs1] - R[rs2]1) Store Word M[R[rs1]+imm](31:0) = R[rs2](31:0)R Load Reserved lr.w,lr.d R[rd] = M[R[rs1]],reservation on M[R[rs1]] if reserved, M[R[rs1]] = R[rs2], R[rd] = 0; else R[rd] = 1 XOR $R[rd] = R[rs1] ^ R[rs2]$ sc.w,sc.d Store Conditional XOR Immediate $R[rd] = R[rs1] \wedge imm$ Notes: 1) The Word version only operates on the rightmost 32 bits of a 64-bit registers Operation assumes unsigned integers (instead of 2's complement) The least significant bit of the branch address in jalr is set to 0 CORE INSTRUCTION FORMATS 19 20 15 14 12 (signed) Load instructions extend the sign bit of data to fill the 64-bit register Replicates the sign bit to fill in the leftmost bits of the result during right shift R funct3 funct7 rs2 rs1 rd Opcode Multiply with one operand signed and one unsigned imm[11:0] rd rs1 funct3 Opcode The Single version does a single-precision operation using the rightmost 32 bits of a 64opcode S imm[11:5] rs2 rs1 funct3 imm[4:0] imm[12|10:5] SB Classify writes a 10-bit mask to show which properties are true (e.g., -inf, -0,+0, +inf, rs2 rs1 funct3 mm[4:1|11] opcode 8) imm[31:12] rd opcode Atomic memory operation; nothing else can interpose itself between the read and the

How to format the bits

rd

opcode

imm[20|10:1|11|19:12]

© 2018 by Elsevier, Inc. All rights reserved. From Patterson and Hennessy, Computer Organization and Design: The Hardware/Software Interface: RISC-V Edition







UJ

----RISC-V]



Value of Register Register Name

PSEUDO INSTRUCTIONS

| | | | _ |
|---------------|----------------|---|--------|
| MNEMONIC | NAME | DESCRIPTION | USES |
| beqz | Branch = zero | $if(R[rs1]==0) PC=PC+\{imm,1b'0\}$ | beq |
| bnez | Branch ≠ zero | if(R[rs1]!=0) PC=PC+{imm,1b'0} | bne |
| fabs.s,fabs.d | Absolute Value | F[rd] = (F[rs1] < 0) ? -F[rs1] : F[rs1] | fsgnx |
| fmv.s,fmv.d | FP Move | F[rd] = F[rs1] | fsgnj |
| fneg.s,fneg.d | FP negate | F[rd] = -F[rs1] | fsgnjn |
| j | Jump | $PC = \{imm, 1b'0\}$ | jal |
| jr | Jump register | PC = R[rs1] | jalr |
| la | Load address | R[rd] = address | auipc |
| li | Load imm | R[rd] = imm | addi |
| mv | Move | R[rd] = R[rs1] | addi |
| neg | Negate | R[rd] = -R[rs1] | sub |
| nop | No operation | R[0] = R[0] | addi |
| not | Not | $R[rd] = \sim R[rs1]$ | xori |
| ret | Return | PC = R[1] | jalr |
| seqz | Set = zero | R[rd] = (R[rs1] == 0) ? 1 : 0 | sltiu |
| snez | Set ≠ zero | R[rd] = (R[rs1]! = 0) ? 1 : 0 | sltu |
| | | | |

| OPCODES IN | | | | | |
|------------|-----|---------|--------|---------------|-------------|
| MNEMONIC | FMT | OPCODE | FUNCT3 | FUNCT7 OR IMM | IEXADECIMAL |
| lb | I | 0000011 | 000 | | 03/0 |
| lh | I | 0000011 | 001 | | 03/1 |
| lw | I | 0000011 | 010 | | 03/2 |
| ld | I | 0000011 | 011 | | 03/3 |
| lbu | I | 0000011 | 100 | | 03/4 |
| lhu | I | 0000011 | 101 | | 03/5 |
| | | | | | |

| T.W. | 1 | 0000011 | 0.10 | | 03/2 |
|---------|---|---------|------|---------|---------|
| ld | I | 0000011 | 011 | | 03/3 |
| 1bu | I | 0000011 | 100 | | 03/4 |
| 1hu | I | 0000011 | 101 | | 03/5 |
| lwu | I | 0000011 | 110 | | 03/6 |
| fence | I | 0001111 | 000 | | 0F/0 |
| fence.i | I | 0001111 | 001 | | 0F/1 |
| addi | I | 0010011 | 000 | | 13/0 |
| slli | I | 0010011 | 001 | 0000000 | 13/1/00 |
| slti | I | 0010011 | 010 | | 13/2 |
| sltiu | I | 0010011 | 011 | | 13/3 |
| xori | I | 0010011 | 100 | | 13/4 |
| srli | I | 0010011 | 101 | 0000000 | 13/5/00 |
| srai | I | 0010011 | 101 | 0100000 | 13/5/20 |
| ori | I | 0010011 | 110 | | 13/6 |
| andi | I | 0010011 | 111 | | 13/7 |
| auipc | U | 0010111 | | | 17 |
| addiw | I | 0011011 | 000 | | 1B/0 |
| slliw | I | 0011011 | 001 | 0000000 | 1B/1/00 |
| srliw | I | 0011011 | 101 | 0000000 | 1B/5/00 |
| sraiw | I | 0011011 | 101 | 0100000 | 1B/5/20 |
| sb | S | 0100011 | 000 | | 23/0 |
| sh | S | 0100011 | 001 | | 23/1 |
| sw | S | 0100011 | 010 | | 23/2 |
| sd | S | 0100011 | 011 | | 23/3 |
| add | D | 0110011 | 000 | 0000000 | 33/0/00 |

0110011 33/0/00 33/0/20 000 sll 0110011 001 33/1/00 010 011 100 0000000 33/2/00 33/3/00 33/4/00 0110011 0110011 0110011 101 101 110 111 srl 0110011 33/5/00 33/5/20 0110011 0110011 0110011 0110111 0000000 33/6/00 33/7/00 lui addw 0111011 000 0000000 3B/0/00 0100000 0100000 0000000 0100000 000 001 101 101 000 001 100 101 3B/0/20 srlw sraw 0111011 3B/5/20 63/0 63/1 63/4 63/5 SB SB SB SB 1100011 1100011 1100011 1100011 bge 110 111 000 bltu 1100011 63/6 1100011 1100111 1101111 63/7 67/0 6F

000

000000000000

0000000000001


REGISTAR NAME, USE, CALLING CONVENTION 4 REGISTER NAME SAVER The constant value 0 N.A. Return address Caller Stack pointer Callee Global pointer Thread pointer Caller Temporaries Saved register/Frame pointer Callee Callee Saved register a0-a1 Function arguments/Return values Caller Function arguments Caller Saved registers Callee Temporaries FP Temporaries Caller FP Saved registers FP Function arguments/Return value Callee Caller FP Function arguments Caller FP Saved registers R[rd] = R[rs1] + R[rs2]

IEEE 754 FLOATING-POINT STANDARD

-1)^S × (1 + Fraction) × 2^(Exponent - Bias) where Half-Precision Bias = 15, Single-Precision Bias = 127,

Double-Precision Bias = 1023, Quad-Precision Bias = 16383 IEEE Half-, Single-, Double-, and Quad-Precision Formats:

| S | Ex | ponent | Fra | ction | | | | |
|-----|-----|----------|-----|-------|----------|----------|---|---|
| 15 | 14 | 10 | 9 | | 0 | • | | |
| S | | Exponent | | | | Fraction | | |
| 31 | 30 | | 23 | 22 | | 0 | | _ |
| S | | Expone | ent | | | Fraction | | |
| 63 | 62 | | | 52 51 | | | 0 | |
| S | | Exponent | | | Fraction | | | |
| 127 | 126 | | | | 112 | 111 | | 0 |



SIZE PREFIXES AND SYMBOLS

| SIZE | PREFIX | SYMBOL | SIZE | PREFIX | SYMBOL |
|------------------|--------|--------|-----------------|--------|--------|
| 10^{3} | Kilo- | K | 210 | Kibi- | Ki |
| 10^{6} | Mega- | M | 2^{20} | Mebi- | Mi |
| 10° | Giga- | G | 2 ³⁰ | Gibi- | Gi |
| 1012 | Tera- | T | 240 | Tebi- | Ti |
| 10 ¹⁵ | Peta- | P | 250 | Pebi- | Pi |
| 1018 | Exa- | E | 260 | Exbi- | Ei |
| 1021 | Zetta- | Z | 270 | Zebi- | Zi |
| 10^{24} | Yotta- | Y | 280 | Yobi- | Yi |
| 10-3 | milli- | m | 10-15 | femto- | f |
| 10-6 | micro- | μ | 10-18 | atto- | a |
| 10-9 | nano- | n | 10-21 | zepto- | z |
| 10-12 | pico- | р | 10-24 | yocto- | у |



1110011

1110011

1110011 1110011 1110011

1110011

1110011 1110011

ecall

CSRRW CSRRS CSRRC

CSRRWI

CSRRSI CSRRCI

ebreak

© 2018 by Elsevier, Inc. All rights reserved. From Patterson and Hennessy, Computer Organization and Design: The Hardware/Software Interface: RISC-V Edition

73/0/001 73/1 73/2 73/3

73/5

73/6 73/7



