Virtual Memory

Notice: The slides for this lecture have been largely based on those accompanying the textbook Operating Systems Concepts with Java, by Silberschatz, Galvin, and Gagne (2003). Many, if not all, of the illustrations contained in this presentation come from this source.
Logical vs. Physical Address Space

- The concept of a logical address space that is bound to a separate physical address space is central to proper memory management.
  - **Logical address** – generated by the CPU; also referred to as virtual address.
  - **Physical address** – address seen by the memory unit.

- Logical and physical addresses are the same in compile-time and load-time address-binding schemes; logical (virtual) and physical addresses differ in execution-time address-binding scheme.
### Paging

- Logical address space of a process can be noncontiguous; process is allocated physical memory whenever the latter is available.

- Divide physical memory into fixed-sized blocks called **frames** (size is power of 2, between 512 bytes and 8192 bytes).

- Divide logical memory into blocks of same size called **pages** (we want to make page size equal to frame size).

- Keep track of all free frames.

- To run a program of size $n$ pages, need to find $n$ **free** frames and load program.

- Set up a page table to translate logical to physical addresses.

- Internal fragmentation.
Address Translation Scheme

Address generated by CPU is divided into:

- **Page number** \( (p) \) – used as an index into a page table which contains base address of each page in physical memory.

- **Page offset** \( (d) \) – combined with base address to define the physical memory address that is sent to the memory unit.
Address Translation Architecture
Paging Example

<table>
<thead>
<tr>
<th>Logical memory</th>
<th>Page Table</th>
<th>Frame number</th>
</tr>
</thead>
<tbody>
<tr>
<td>page 0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>page 1</td>
<td>1</td>
<td>1 page 0</td>
</tr>
<tr>
<td>page 2</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>page 3</td>
<td>3</td>
<td>3 page 2</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>page 1</td>
<td>4</td>
<td>page 1</td>
</tr>
<tr>
<td>page 2</td>
<td>5</td>
<td></td>
</tr>
<tr>
<td>page 3</td>
<td>6</td>
<td>page 3</td>
</tr>
<tr>
<td></td>
<td>7</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

03/22/2004       CSCI 315 Operating Systems Design
Free Frames

Before allocation

After allocation

03/22/2004  CSCI 315 Operating Systems Design  7
Implementation of Page Table

- Page table is kept in main memory.

- **Page-table base register (PTBR)** points to the page table.

- **Page-table length register (PRLR)** indicates size of the page table.

- In this scheme every data/instruction access requires two memory accesses. One for the page table and one for the data/instruction.

- The two memory access problem can be solved by the use of a special fast-lookup hardware cache called **associative memory** or **translation look-aside buffers (TLBs)**.
## Associative Memory

**Associative memory** – parallel search

<table>
<thead>
<tr>
<th>Page #</th>
<th>Frame #</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Address translation (A’, A’’)
- If A’ is in associative register, get frame # out.
- Otherwise get frame # from page table in memory

---

Associative memory is used to implement a TLB. Note that the TLB is nothing more than a special purpose **cache memory** to speed up access to the page table.
Paging Hardware With TLB

![Diagram of paging hardware with TLB]

03/22/2004 CSCI 315 Operating Systems Design
Effective Access Time

- **Associative Lookup** = \( \varepsilon \) time unit
- Assume memory cycle time is 1 microsecond
- **Hit ratio** – percentage of times that a page number is found in the associative registers; ration related to number of associative registers.
- Hit ratio = \( \alpha \)
- **Effective Access Time (EAT)**
  
  \[
  EAT = (1 + \varepsilon) \alpha + (2 + \varepsilon)(1 - \alpha)
  \]

  \[
  = 2 + \varepsilon - \alpha
  \]
Memory Protection

- Memory protection implemented by associating protection bit with each frame.

- **Valid-invalid** bit attached to each entry in the page table:
  - “valid” indicates that the associated page is in the process’ logical address space, and is thus a legal page.
  - “invalid” indicates that the page is not in the process’ logical address space.
Hierarchical Page Tables

• Break up the logical address space into multiple page tables.

• A simple technique is a two-level page table.
**Two-Level Paging Example**

- A logical address (on 32-bit machine with 4K page size) is divided into:
  - a page number consisting of 20 bits.
  - a page offset consisting of 12 bits.
- Since the page table is paged, the page number is further divided into:
  - a 10-bit page number.
  - a 10-bit page offset.
- Thus, a logical address is as follows:

<table>
<thead>
<tr>
<th>page number</th>
<th>page offset</th>
</tr>
</thead>
<tbody>
<tr>
<td>$p_1$</td>
<td>$p_2$</td>
</tr>
<tr>
<td>10</td>
<td>10</td>
</tr>
<tr>
<td>$d$</td>
<td>12</td>
</tr>
</tbody>
</table>

where $p_1$ is an index into the outer page table, and $p_2$ is the displacement within the page of the outer page table.
Two-Level Page-Table Scheme
Address-Translation Scheme

Address-translation scheme for a two-level 32-bit paging architecture:

![Diagram of address translation scheme](image)
Shared Pages

• Shared code
  – One copy of read-only (reentrant) code shared among processes (i.e., text editors, compilers, window systems).
  – Shared code must appear in same location in the logical address space of all processes.

• Private code and data
  – Each process keeps a separate copy of the code and data.
  – The pages for the private code and data can appear anywhere in the logical address space.
Shared Pages Example

<table>
<thead>
<tr>
<th>ed 1</th>
<th>ed 2</th>
<th>ed 3</th>
<th>data 1</th>
<th>page table for $P_1$</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>3</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>4</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>6</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>ed 1</th>
<th>ed 2</th>
<th>ed 3</th>
<th>data 2</th>
<th>page table for $P_2$</th>
</tr>
</thead>
<tbody>
<tr>
<td>3</td>
<td>4</td>
<td>6</td>
<td>7</td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>ed 1</th>
<th>ed 2</th>
<th>ed 3</th>
<th>data 3</th>
<th>page table for $P_3$</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td>2</td>
<td></td>
</tr>
</tbody>
</table>

03/22/2004 CSCI 315 Operating Systems Design
Virtual Memory

- **Virtual memory** – separation of user logical memory from physical memory.
  - Only part of the program needs to be in memory for execution.
  - Logical address space can therefore be much larger than physical address space.
  - Allows address spaces to be shared by several processes.
  - Allows for more efficient process creation.

- Virtual memory can be implemented via:
  - Demand paging
  - Demand segmentation
Virtual Memory
Larger than Physical Memory
Demand Paging

• Bring a page into memory only when it is needed.
  – Less I/O needed.
  – Less memory needed.
  – Faster response.
  – More users.

• Page is needed (there is a reference to it):
  – invalid reference ⇒ abort.
  – not-in-memory ⇒ bring to memory.
Transfer of a Paged Memory to Contiguous Disk Space
Valid-Invalid Bit

- With each page table entry a valid–invalid bit is associated (1 ⇒ in-memory, 0 ⇒ not-in-memory)
- Initially valid–invalid but is set to 0 on all entries.
- Example of a page table snapshot.

<table>
<thead>
<tr>
<th>Frame #</th>
<th>valid-invalid bit</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>1</td>
</tr>
<tr>
<td></td>
<td>1</td>
</tr>
<tr>
<td></td>
<td>1</td>
</tr>
<tr>
<td></td>
<td>1</td>
</tr>
<tr>
<td></td>
<td>0</td>
</tr>
<tr>
<td>...</td>
<td>...</td>
</tr>
<tr>
<td></td>
<td>0</td>
</tr>
<tr>
<td></td>
<td>0</td>
</tr>
</tbody>
</table>

- During address translation, if valid–invalid bit in page table entry is 0 ⇒ page fault.

03/22/2004  CSCI 315 Operating Systems Design  23
Page Table when some pages are not in Main Memory
Page Fault

- If there is ever a reference to a page, first reference will trap to OS ⇒ page fault.

- OS looks at page table to decide:
  - If it was an invalid reference ⇒ abort.
  - If it was a reference to a page that is not in memory, continue.

- Get an empty frame.

- Swap page into frame.

- Correct the page table and make validation bit = 1.

- Restart the instruction that caused the page fault.
Steps in Handling a Page Fault

1. trap
2. reference
3. page is on backing store
4. bring in missing page
5. load M
6. restart instruction
7. page table
8. free frame
9. physical memory
What if there is no free frame?

• Page replacement – find some page in memory, that is not “really” in use and swap it out.
  – Must define an algorithm to select what page is replaced.
  – Performance: want an algorithm which will result in minimum number of page faults.

• The same page may be brought in and out of memory several times.