## Homework Assignment \#9 - due via Moodle at 11:59 pm on Friday, December 1, 2023

## Instructions, notes, and hints:

You may make reasonable assumptions and approximations in order to compensate for missing information, if any. Provide the details of all solutions, including important intermediate steps. You will not receive credit if you do not show your work.

## Graded Problems:

1. For the PMOS-based source follower circuit depicted below, find the numerical value of the quiescent drain current $I_{D}$. Also find the small-signal transconductance $g_{m}$. The MOSFET's parameters are $k_{p}=100 \mathrm{~mA} / \mathrm{V}^{2}$ and $V_{t p}=-2.0 \mathrm{~V}$. You may assume that $\lambda=0$ (i.e., that channel-length modulation is negligible).

2. For the source follower considered in the previous problem, use an appropriate small-signal circuit model to find a symbolic expression for the voltage gain $A_{v}=v_{o} / v_{i n}$, and then find the numerical value of the voltage gain with and without the MOSFET output resistance $r_{o}$ included. All of the capacitors have negligible reactances at the signal frequency. The MOSFET has the parameters $k_{p}=100 \mathrm{~mA} / \mathrm{V}^{2}, V_{t p}=-2 \mathrm{~V}$, and $V_{A}=40 \mathrm{~V}\left(\lambda=0.025 \mathrm{~V}^{-1}\right)$.
3. The circuit shown on the next page uses a bipolar power supply ( $\pm 5 \mathrm{~V}$ ) and a PMOS device with parameter values $V_{t}=-1.5 \mathrm{~V}$ and $k_{p}=30 \mathrm{~mA} / \mathrm{V}^{2}$. The value of $R_{G}$ has already been set. Find the values of $R_{S}$ and $R_{D}$ that result in a DC bias current of 2.5 mA and that cause the MOSFET to operate in the saturation region with a quiescent drain voltage that is 1.5 V away from the saturation-triode boundary. Ignore the channel-length modulation effect. Note: The positive power supply is labeled $V_{D D}$ even though it is closest to the source terminal of the MOSFET. Likewise, the negative power supply $V_{S S}$ is closest to the drain terminal. It is common for supply voltages to be labeled this way regardless of the apparent contradiction for PMOS devices; most engineers expect a voltage labeled $V_{D D}$ to be positive and one labeled $V_{S S}$ to be negative. Hint: $V_{S D}>V_{S G}-\left|V_{t p}\right| \rightarrow V_{D}<V_{G}+\left|V_{t p}\right|$.


## Circuit diagram for Graded Prob. 3

4. Consider the CMOS inverter circuit shown below. The MOSFETs are matched, which means that $V_{t n}=\left|V_{t p}\right|$ and $k_{n}^{\prime}\left(W_{n} / L_{n}\right)=k_{p}^{\prime}\left(W_{p} / L_{p}\right)$. Consequently, the circuit has the voltage transfer characteristic shown in Fig. 16.25 of Sedra \& Smith, $8^{\text {th }}$ ed. Suppose that the inverter is used in a logic circuit, and its input makes a transition from logical 0 to logical 1, which in turn means that the input voltage $v_{I N}$ increases from 0 V to $V_{D D}$. The load connected to the $v_{O}$ terminal draws negligible current. Complete the following:
a. The drain currents (which are equal) have their maximum value when $v_{I N}=0.5 V_{D D}$, which causes both FETs to operate in the saturation region. Find the numerical value of the peak current for $V_{t n}=$ $\left|V_{t p}\right|=0.4 \mathrm{~V}, k_{n}^{\prime}=500 \mu \mathrm{~A} / \mathrm{V}^{2},\left(W_{n} / L_{n}\right)=1.5$, and $V_{D D}=1.3 \mathrm{~V}$. The values of $k_{p}^{\prime}$ and $\left(W_{p} / L_{p}\right)$ are determined by the transistor matching condition; assume that $\mu_{p}=0.25 \mu_{n}$.
b. Find the upper limit $V_{I L}$ of logic level 0 voltages and the lower limit $V_{I H}$ of logic level 1 input voltages. Also find the associated low-input noise margin $N M_{L}$ and high-input noise margin $N M_{H}$, and compare each of them to the ideal value of $0.5 V_{D D}$.
5. Explain why the silicon npn BJT in the diagram to the right operates in the cut-off region. Assume that the turn-on voltage $V_{F}$ of the base-emitter junction is 0.7 V and that $\left.V_{C E}\right|_{\text {sat }}=0.2 \mathrm{~V}$. The $\beta$ value of the BJT ranges from 100 to 300 depending on temperature and manufacturing variability.
(continued on next page)



## Ungraded Problems:

The following problems will not be graded, but you should attempt to solve them on your own and then check the solutions. Do not give up too quickly if you struggle with one or more of them. Move on to a different problem and then come back to the difficult one after a few hours.

1. The test circuit shown below is used to measure the parameters $k_{n}, V_{t}$, and $\lambda$ of an n-channel MOSFET. The data shown next to the figure were obtained as the drain resistor $R_{D}$ was varied in value while $v_{G S}$ was held at a value of 2.900 V using a precision power supply. Find the value of $\lambda$ from the given data. You do not have to find the values of $k_{n}$ and $V_{t}$, although you may do so if you wish. Hint \#1: Equation (5.23) of the textbook (Sedra \& Smith, $8^{\text {th }}$ ed.) appears to be applicable here, but it is an approximation. A more accurate form is

$$
i_{D}=\frac{1}{2} k_{n} v_{O V}^{2}\left[1+\lambda\left(v_{D S}-v_{O V}\right)\right],
$$

where $v_{O V}=v_{G S}-V_{t}$ ( $v_{O V}$ is the "overvoltage"). The channel-length modulation parameter $\lambda$ is equal to the reciprocal of the Early voltage $V_{A}$. Figure 5.17 in the textbook should help you see the significance of this fact with regard to solving the problem.

2. Find the regions of operation of the PMOS devices in the circuits shown below, and find the drain current $i_{D}$ and source-to-drain voltage $v_{S D}$ for each case. The MOSFETs' parameters are $k_{p}=10 \mathrm{~mA} / \mathrm{V}^{2}$ and $V_{t p}=-2.0 \mathrm{~V}$. You may assume that $\lambda=0$ (i.e., there is no channel-length modulation).

(continued on next page)
3. The circuit shown below is called a current mirror because it is designed to cause the current $I_{1}$ flowing through the load represented by resistance $R_{L}$ to be the same as current $I_{2}$, the value of which is determined by adjusting the dimensions of $Q_{2}$ and $Q_{3}$. In effect, the circuit acts like an almost ideal current source for the load. (The channel-length modulation effect and other practical limitations keep it from being ideal, but you may ignore channel-length modulation here.) All three PMOS devices are fabricated on the same silicon die with $\mu_{p} C_{o x}$ $=58 \mu \mathrm{~A} / \mathrm{V}^{2}, L=800 \mathrm{~nm}$, and $V_{t} \approx-0.7 \mathrm{~V}$. Transistors $Q_{1}$ and $Q_{2}$ both have channel widths of $2.16 \mu \mathrm{~m}$. You may assume that $\lambda=0$ and that $Q_{1}, Q_{2}$, and $Q_{3}$ are all operating in the saturation region, which is a necessary condition for the circuit to operate properly. Current mirrors are often used to establish controlled bias currents in integrated circuit amplifiers.
a. Find the required channel width of $Q_{3}$ so that the load current $I_{1}$ is equal to $50 \mu \mathrm{~A}$. Show why $I_{1}=I_{2}$ (a very simple proof).
b. Because $Q_{2}$ and $Q_{3}$ are in the so-called diode-connected configuration (so that $v_{S D}=$ $\left.v_{S G}\right)$, they always operate in the saturation region if they are not cut off. Find the range of values of $R_{L}$ for which $Q_{1}$ also operates in the saturation region.
c. Explain how the width $W_{1}$ of $Q_{1}$ could be altered, and by how much, so that $I_{1}=3 I_{2}$. The widths of $Q_{2}$ and $Q_{3}$ would remain unchanged.

4. Equations (16.37) and (16.38) in the textbook (Sedra \& Smith, $8^{\text {th }}$ ed.) give the high-input and low-input noise margins for a CMOS inverter in which the MOSFETs are matched in the sense that $V_{t n}=\left|V_{t p}\right|$ and $k_{n}^{\prime}\left(W_{n} / L_{n}\right)=k_{p}^{\prime}\left(W_{p} / L_{p}\right)$. Recall from Sec. 16.2.3 of the textbook that an ideal inverter would have $N M_{L}=N M_{H}=0.5 V_{D D}$. Find the common value of the threshold voltage magnitude $V_{t}$ that both the NMOS device and the PMOS device must have to achieve ideal noise margins. Note: Given that the value of $V_{t}$ cannot be set with high precision using current fabrication methods, the value of $V_{t}$ in practical inverter circuits is substantially lower than the "ideal" value that would yield $N M_{L}=N M_{H}=0.5 V_{D D}$. As explained in Chap. 17 of the textbook, high $V_{t}$ values, especially those approaching the "ideal" value, lead to greatly reduced switching speeds between logical states.

