

Lab #1: Input Offset Voltage and Bias Current Measurements

Introduction

Operational amplifiers are widely used in analog design because their very high gain controlled by negative feedback leads to simple circuits with predictable and reliable performance. However, non-ideal characteristics such as the input offset voltage and input bias currents call for special design techniques in precision applications. In this two-week lab exercise, you will determine the input offset voltage and input bias currents of a common type of op-amp and develop a sense of the extent of their effects in typical circuits. Group assignments are listed at the end of this handout.

Theoretical Background

An ideal op-amp has zero current flowing into its input terminals and a virtual short between the terminals when negative feedback is present. However, because it is impossible to manufacture op-amps with infinite open-loop gain, perfectly symmetrical input circuitry, and zero input current, a more realistic model of the op-amp such as the one shown in Figure 1 is sometimes required to account for these limitations. The DC voltage source V_{OS} models the input offset voltage, and the two DC current sources I_{B1} and I_{B2} model the input bias currents. In general, $I_{B1} \neq I_{B2}$, but they are usually close in value.




Figure 1. Circuit model of op-amp that includes input offset voltage V_{OS} and input bias currents I_{B1} and I_{B2} . Note that voltage source V_{OS} is modeled outside the op-amp's terminals but can be placed in series with either terminal. The actual value of V_{OS} could be positive or negative. The sources I_{B1} , I_{B2} , and V_{OS} are DC sources and are completely independent from the signal source (often modeled by a voltage source v_{in}).

In almost all applications it is safe to assume that $R_{in} \rightarrow \infty$, $R_{out} = 0$, and $A_o \rightarrow \infty$, but it is not uncommon for the offset voltage and bias currents to cause problems in practical circuits. Being

able to compensate for these imperfections is an important design skill and often requires knowledge of the range of values to expect. It is usually sufficient to obtain this information from a data sheet, in some cases more exact measurements are required, a data sheet might not be available, or the data sheet is incomplete.

The input offset voltage and input bias currents are very difficult or impossible to measure directly, so indirect methods must be devised. While a goal in the design of most circuits that use op-amps is to minimize the effects of nonideal properties, in this lab exercise the goal is to maximize those effects so that they are easy to measure. The test circuits that you design should cause the output voltage offsets caused by the nonideal properties to be as large as practical.

Experimental Procedure

Complete the following steps with your lab partners:

- Using the test circuits shown in Figure 2, determine the values of the input offset voltage V_{OS} and the input bias currents I_{B1} and I_{B2} for a single op-amp. Because all three effects are present simultaneously, you will have to select component values to highlight each one. It is also possible, maybe even likely, that you will have to solve a system of equations constructed from your measured data to extract the desired quantities because the output voltage is likely to depend on two or more of them in any given test circuit.




Figure 2. Test circuit configurations that can be used to help determine the values of V_{OS} , I_{B1} , and I_{B2} for a given op-amp. Note that these are not practical circuits for typical applications. Node voltages V_{POS} and V_{NEG} in the diagram represent the power supply voltages. The “COM” terminal of the power supply should be connected to the ground node in each circuit.

For each of the circuits shown in Figure 2, determine resistor and capacitor values that are appropriate for the expected approximate values of the quantities that you are trying to measure. For the circuit shown in Figure 2b, it might be helpful to recall the relationships

$$i = C \frac{dv}{dt} \rightarrow \frac{dv}{dt} = \frac{i}{C} \rightarrow v(t) = v(t_0) + \frac{1}{C} \int_{t_0}^t i(\tau) d\tau,$$

where v is the voltage across the capacitor and i is the current flowing through it; the two quantities obey the passive sign convention (positive current flows into the positive side of the voltage).

Note that none of the circuits in Figure 2 has an input voltage source indicated because they are test circuits, not amplifiers. It is unnecessary to apply an input signal; in fact, if one were present, it might produce a large enough output voltage to overwhelm the effects that you are trying to measure. The independent sources that drive these circuits are the input offset voltage and the input bias currents. Your goal is to determine the values of V_{OS} , I_{B1} , and I_{B2} by observing their combined effects on the output voltage v_o in each circuit and then devising some method to isolate their values. Thus, you will need to measure and record v_o in each circuit using either a multimeter (if v_o is expected to be DC) or an oscilloscope (if v_o is expected to vary with time). Again, remember that all three sources are active simultaneously in any given test circuit, and all of them can contribute to v_o .

It is likely that both the multimeter and the oscilloscope will be subject to noise that will cause measurement uncertainties on the order of at least a few millivolts. Some of the noise is due to phenomena that we will not cover in this course. You should therefore design test circuits that are likely to produce output voltages of several tens of millivolts or more in response to the expected values of V_{OS} , I_{B1} , and I_{B2} so that noise has only a minor effect on your measurements. That is, the effects of V_{OS} , I_{B1} , and/or I_{B2} should “drown out” the noise.

- Read the following **important** hints and items of advice. They could save you a lot of time:
 1. Keep good records of your test procedures since you will most likely have to refer to earlier measurements during your work and while you complete your post-lab activities. You also want to avoid repeating mistakes. Organize your data!
 2. Because the values of V_{OS} , I_{B1} , and I_{B2} vary between individual op-amps, **all measurements should be made on the same op-amp**. You are therefore strongly encouraged to build three separate test circuits and move the op-amp between them. In the past, a lot of demonstration time was wasted while students rebuilt their test circuits. Failures often resulted because construction was rushed.
 3. Use the same power supply voltages V_{POS} and V_{NEG} for each test circuit. Some of the quantities that you are trying to measure vary with the applied power supply voltage.
 4. Model V_{OS} the same way in each test circuit. Always give it the same polarity, and place it in series with the same input terminal of the op-amp. If you must solve a set of simultaneous equations, the polarity and location of V_{OS} will need to be consistent from one circuit to the next. Remember also that I_{B1} and I_{B2} always flow into the op-amp’s terminals.
 5. It is very difficult to measure voltages smaller than roughly 10 mV accurately using the equipment available in the ECE labs, primarily because of the presence of noise.

6. Keep in mind practical limitations such as the tolerances of the components and how they affect measurement accuracy. Electrolytic capacitors can have tolerances up to 40% or more, and the tolerance is often not symmetrical above and below the labeled value.
 7. You are trying to highlight, not suppress, the various DC imperfections so that they are easy to measure. Thus, you should *not* apply the offset voltage or bias current mitigation techniques discussed in class and in the textbook.
 8. Keep resistor values within a reasonable range. Avoid very small values (less than 1.0 k Ω or so) since they could lead to excessive current being drawn from the output terminal of the op-amp (all or part of which flows through the feedback resistor, if one is present). You should also avoid resistor values above 10 M Ω or so since accumulated oil and dirt on the protoboard could create a bypass path with a comparable but indeterminate resistance value.
 9. Although not shown in Figure 2, you should connect bypass capacitors between each power supply pin (V_{POS} and V_{NEG}) and ground (i.e., across each power supply) to help filter out some of the noise present on the power supply leads. A value of 10 μ F or so should help with low-frequency noise (like 60 or 120 Hz power supply ripple), but if WVBU seems to be a problem, try adding a capacitor of a few hundred picofarads in parallel with each large bypass capacitor. High-frequency bypass capacitors should be mounted as close to the IC as possible using short leads. Electrolytic capacitors are ineffective at bypassing at radio frequencies because they act more like inductors or large complex impedances in that range.
 10. Pay attention to the polarity of electrolytic capacitors, especially the one placed in parallel with the negative power supply!
 11. If noise pick-up on the multimeter's test leads prevents you from obtaining reliable voltage measurements, try to reduce the effect by twisting the leads together. Twist the leads between each power supply and the circuit as well. That is, form twisted pairs when possible. For the bipolar power supply, which has three leads (+, -, and COM), try braiding the leads.
- After you have devised a test procedure, perform a “pencil-and-paper” analysis of each test circuit with typical values for V_{OS} , I_{B1} , and I_{B2} taken from the op-amp's datasheet to get a sense of the procedure's effectiveness. Again, each individual test circuit should highlight only one of the DC imperfections, or the circuit measurements taken together should lead to a system of equations that can be solved with a high degree of confidence in the results. Each imperfection should be accentuated (i.e., be a dominant effect) in at least one of the test circuits. In some cases, it might be possible to accentuate one of the imperfections enough to render negligible the effects of the others. Make any necessary modifications before proceeding.
 - When you are satisfied with the test procedure that you have devised, obtain an op-amp, and use your procedure to determine the values of V_{OS} , I_{B1} , and I_{B2} . Compare the values that you calculate to the typical and maximum values listed in the datasheet for the device. Keep your hands and fingers away from the circuit while you are making measurements. Stray capacitance sometimes affects the readings. (Try it!) If your original test procedure does not work well, keep modifying it until it does. One test of the validity of your results is to compare the values of I_{B1} and I_{B2} that you obtain. Both values should be positive (i.e., the currents flow into the op-amp's terminals), and they should be close to each other (a difference of less than 30% or so).

- Schedule a post-lab meeting (length up to 15 min) with me to take place during the last 75 minutes of the Tuesday, Sept. 8 lab session. The following guidelines apply:
 - Read these guidelines and the “Post-Lab Meeting” section below well in advance of the meeting. You will need to prepare a set of visual aids.
 - All group members must be present, but you do not have to remain in the lab room after your group’s meeting has ended.
 - Meeting times will be determined randomly.
 - Meetings will not be rescheduled if the first one reveals circuit problems, wiring failures, errors in the test procedure, or a lack of preparation.
 - Deadline extensions will generally be approved for confirmed illnesses or other extenuating circumstances. Make-up meetings will be scheduled at a mutually agreed time before the end of Friday, Sept. 11 but not during a lecture, lab, or recitation section for another course or during important work, athletic, rehearsal, or similar commitments.

NOTE: Because of the compressed schedule for Lab #1, up to two groups from each lab section may request that their post-lab meeting be scheduled on Sept. 9, 10, or 11. Requests must be made by 11:00 pm Monday, Sept. 7 and will be approved in the order received. The remaining post-lab meetings within the lab session will be moved to the end of the session.

- Prepare a set of high-quality visual aids (hand drawn is fine) to support your post-lab meeting. They should include the test circuit diagrams with component values clearly labeled, all relevant equations, and anything else that might be helpful. All graphics must be well organized, legible, and readily accessible to facilitate a lucid explanation. Leave out extraneous material. Include only items that improve clarity. Strive for completeness but avoid overwhelming amounts of visual clutter that detract from clarity. Imagine that you are explaining your work to an immediate supervisor (not a vice president or client).

A good presentation must be technically accurate but must also have excellent oral and visual components that are well integrated. Above all, the presentation that you give during your post-lab meeting should demonstrate that you have engaged deeply with the material and achieved a high level of understanding. It will be challenging to achieve a perfect score.

- Compile the visual aids that your group intends to use into a single PDF document and **e-mail it to me** before the post-lab meeting begins. Use a file name of the form:

“LName1_LName2_LName3_Lab1_fa26.pdf”

where “LName1,” “LName2,” and “LName3” are the group members’ last names. Include the underscore (_) characters. For example, if students Alvarez, Chang, and Smith are lab partners, then their Lab #1 documentation would have the file name

Alvarez_Chang_Smith_Lab1_fa26.pdf

The file size must be less than 5 MB. Keep a copy of your group’s documentation if you wish to use it to prepare for the next exam or if you need it for future reference.

Post-Lab Meeting

The purpose of the post-lab meeting will be to demonstrate your knowledge of your group's measurement procedure. The following guidelines apply:

- Each person will have a time limit of **five minutes** in which to respond.
- You may assign the individual circuit descriptions to group members before the meeting.
- Organize the physical circuit layout and connections to equipment so that group members can switch between demonstrations quickly.
- Excessive delays will affect group and/or individual scores as appropriate.

Each person must describe how one of the test circuits works. The following elements are required:

1. The description must be supported with high-quality visual aids as described on the previous page.
2. Briefly but concisely explain how the output voltage equation was derived and how the component values were selected to highlight one or more of the quantities being measured (V_{OS} , I_{B1} , and/or I_{B2}).
3. Demonstrate how the test circuit's output voltage is measured to obtain accurate data that contributes to an overall solution. The impact of measurement noise or uncertainty must be negligible or greatly suppressed. This could be a simple DC voltage measurement using the multimeter, a time-domain measurement using the oscilloscope, or some other type of measurement.
4. Answer a few follow-up questions.

Finally, your group must use supporting visual aids to explain how the measurements from all three circuits are combined to determine the values of V_{OS} , I_{B1} , and I_{B2} . Compare the measured values of V_{OS} , I_{B1} , and I_{B2} to the expected values given in the op-amp's datasheet. The group may choose one spokesperson to present this part, or you may involve everyone.

If your group has two members, then one person must describe the third circuit and the other person must explain the overall test procedure and how the measurements made with the three circuits tie together.

Lab Scoring Criteria

Each group member will receive a score based on the following criteria quantized at the indicated point values. The first two criteria constitute a group base score; that is, each group member will receive the same score for those criteria. The remaining criteria will be assessed individually and will be determined by that person's contribution to the post-lab meeting. The rubrics posted on the Laboratory page at the course web site will guide the assignment of scores.

0, 8, 15, 23, 30 pts	Functionality of test circuits w/appropriate component values (group)
0, 8, 15, 23, 30 pts	Effectiveness of overall test procedure (group)
0, 8, 15, 23, 30 pts	Quality and accuracy of test circuit description(s) (indiv.)
0, 2, 5, 8, 10 pts	Quality and effectiveness of supporting visual aids (indiv.)

If the meeting is completed after the deadline, a 10% score deduction will be applied for every 24 hours or portion thereof that it is late (not including weekend days) unless extenuating circumstances apply. No credit for the individual criteria will be given four or more days after the deadline; however, up to 60 pts will be assigned to each member of the group for the group criteria if at least one member demonstrates a functional circuit within one week of the deadline.

Group Assignments

The randomly generated groups for this lab exercise are listed below:

10:00 am section:

Hamdaoui-Behrens-Saint Jean
Johnston-Juca-DeGraaff
Beck-Cruz Alvarez-Waxman
Owusu-Ampiaw-Pappas-Saltsgiver

1:00 pm section:

Daniels-Azar-Francisco
Offei-Koranteng-Cowan-Le Quang
Ijomah-Lorinkov-Le (Kevin)
Garfias-Yeo-Perry
Le (Declan)-MacGregor-Bell

© 2011–2026 David F. Kelley, Bucknell University, Lewisburg, PA.