Activity 30 – Tomasulo, superscalar, reorder buffer
CSCI 320 Computer Architecture
Department of Computer Science
Blog Archives
30 – Advanced Tomasulo’s Algorithm
Posted in Slides Tagged with: Tomasulo's Algorithm, memory hazard, precise interrupts, reorder buffer, speculation, superscalar
12 – Pipeline Performance, superscalar, superpipeline
Activity 12 – Pipeline Performance, Superscalar, Superpipeline
Recent Posts
Tags
assignment
branch predictor
coherency
concatenate
consistency
control
conventions
critical path
delay
dynamic schedule
forward
hazard
I-type
ILP
inertial delay
instruction encoding
iverilog
J-type
jump
memory
mips
module
multiprocessor
office hours
out of order
parameters
pipeline
project
projects
R-type
regdst
register convention
replicate
scoreboard
simd
simultaneous events
single cycle
slice
superscalar
syllabus
syntax
textbook
transport delay
vector
Verilog