Activity 05 – MIPS Control Signals mips.h Hello everyone, In tomorrow’s lab we are busy. Goals are to get through Activity 05 together, and to start your individual work on Project 1. Notes from today: rs vs rt. Notice…
CSCI 320 Computer Architecture
Department of Computer Science
Blog Archives
Recent Posts
Tags
assignment
branch predictor
coherency
concatenate
consistency
control
conventions
critical path
delay
dynamic schedule
forward
hazard
I-type
ILP
inertial delay
instruction encoding
iverilog
J-type
jump
memory
mips
module
multiprocessor
office hours
out of order
parameters
pipeline
project
projects
R-type
regdst
register convention
replicate
scoreboard
simd
simultaneous events
single cycle
slice
superscalar
syllabus
syntax
textbook
transport delay
vector
Verilog