Activity 02 – Simple Verilog Modules Quick Reference for Verilog HDL Notes from 8/24: & vs && for one-bit operands: either is fine (it would evaluate to the same hardware), though & may be more aesthetically pleasing for one-bit input.…