Activity 03 – Verilog CPU Building Blocks A couple of notes from class 03: Some question about cycle time versus the simulation timescale.  For Activity 3, go ahead and set the timescale as 1ns/1ns. However, given the delays that your…