Activity 08 – Multicore Memory Introduction Hello everyone, Activity 08 is due first thing in class on Friday. Activity 05 code (control module in Verilog) is due end of the day Friday. Push your code to gitlab and the folder…